Blog
High-Density Interconnect: The Tiny Vias Reshaping Modern Electronics
high-density interconnect, or HDI, is the PCB technology that lets engineers pack more functionality into less space without sacrificing signal integrity. It is the reason a smartwatch can monitor heart rhythms, a 5G handset can support dozens of radio bands, and an aerospace avionics module can shrink while adding processing power. HDI is not simply a board with smaller traces. It is a system of laser-drilled microvias, sequential lamination, fine-line imaging, and carefully controlled materials that work together to route high-speed signals through dense component arrays. As BGA pitches fall below 0.5 mm and passive components shrink to 01005, HDI has become a practical requirement rather than an optional upgrade.
What Is High-Density Interconnect and Why It Matters in Modern Electronics
High-density interconnect is a category of PCB design and fabrication that increases wiring density per unit area compared with conventional multilayer boards. The defining feature is the microvia: a small laser-drilled hole, typically 0.1 mm or less, that connects one layer to an adjacent layer. Unlike mechanical through-holes that span the entire board, microvias can be blind, buried, stacked, or staggered. This allows routing channels to pass beneath the via structure and frees surface area for components. HDI boards often use finer lines and spaces, smaller capture pads, and thinner dielectric layers. The result is a shorter electrical path, lower parasitic capacitance and inductance, and better impedance control. For a technical primer on the fundamentals, many design teams review high-density interconnect before selecting a stackup.
The business case for HDI is driven by miniaturization and performance. Consumer electronics demand thinner devices, longer battery life, and more sensors. Medical devices need compact implantable or wearable form factors with high reliability. Automotive radar and LiDAR modules require dense digital and RF routing in harsh environments. Aerospace and defense systems benefit from reduced weight and improved signal density. It also supports via-in-pad, where a via is placed directly in a BGA pad and filled with conductive or non-conductive epoxy, then plated over. This shortens the connection from the BGA ball to the inner layer and improves thermal and electrical performance. When designed correctly, via-in-pad can eliminate the need for dog-bone fanout, saving valuable routing space.
HDI is not without trade-offs. More layers, sequential lamination, and laser drilling add process steps and cost. Yield risk rises when registration, plating, or dielectric thickness drifts. Design rules are tighter, so DFM checks become critical. The key is to match the HDI stackup to the actual routing demand. A 1+N+1 build may be sufficient for a dense mobile board, while an any-layer HDI with stacked microvias may be necessary for a complex processor package or a high-channel-count medical device. Engineers who understand these distinctions can avoid over-specifying and keep cost under control.
HDI Stackups, Microvia Technologies, and Material Choices
HDI stackups are described by the number of build-up layers on each side of a core. A 1+N+1 board has one build-up layer per side, a 2+N+2 has two, and so on. Advanced any-layer HDI can reach 9+N+9 or higher, where microvias can be placed between any adjacent layers. Stacked microvias connect multiple build-up layers in the same vertical axis, while staggered microvias offset the connection to improve reliability. Skip vias connect non-adjacent layers, and buried vias connect inner layers without reaching the surface. Each option affects routing density, thermal path, and manufacturability. Laser drilling is essential for microvias because mechanical drilling cannot reliably produce such small holes without excessive tool wear and registration error. Plasma desmear, electroless copper, and electrolytic plating then create a reliable electrical connection.
Material selection is equally important. Standard FR-4 can work for many HDI designs, but high-speed and RF applications often require low-loss laminates. Materials such as Rogers, Taconic, Arlon, Isola, and Megtron offer controlled dielectric constants and low dissipation factors. Polyimide and LCP are used for flexible and rigid-flex HDI, where the board must bend or fit into a curved enclosure. Metal core and heavy copper HDI boards handle high current and thermal loads. Hybrid stackups combine FR-4 with high-frequency materials to balance cost and performance. Impedance control, often held to +/-5% or tighter, depends on trace geometry, dielectric thickness, and copper roughness.
Fabrication challenges in HDI are numerous. Layer-to-layer registration must be extremely precise because microvia capture pads are small. Dielectric thickness must be uniform to maintain impedance and prevent resin starvation. Via fill must be void-free before plating over for via-in-pad. Copper plating must be thick enough in the hole but not so thick that it closes fine lines. Warpage can occur when asymmetric stackups or mismatched materials are used. To manage these risks, manufacturers use AOI, X-ray inspection, cross-sectioning, impedance testing, and flying probe testing. A robust HDI process also includes free DFM checks that catch annular ring, aspect ratio, and solder mask issues before production. For designs with back drill, cavity, or rigid-flex requirements, early collaboration with the fabricator is essential.
Designing, Testing, and Sourcing HDI PCBs for Demanding Applications
Designing an HDI PCB starts with a clear understanding of the routing bottleneck. If the BGA pitch is 0.4 mm, traditional dog-bone fanout may require too many layers. Via-in-pad or microvia-in-pad can escape the BGA in fewer layers. If the signal speed is above 10 Gbps, controlled impedance, low-loss dielectrics, and short via stubs become critical. Back drilling can remove unused through-hole copper and reduce reflections. Rigid-flex HDI can replace connectors and cables, improving reliability in medical and aerospace systems. The design team should define layer count, material, copper weight, via type, and surface finish early, because these choices cascade into cost and lead time.
Testing HDI boards requires more than a standard electrical continuity check. Fine-pitch components and microvias are sensitive to assembly defects such as voids, bridging, and insufficient solder. X-ray inspection is commonly used to verify BGA and via-in-pad quality. Functional testing confirms the board works under real operating conditions. For RF and high-speed boards, time-domain reflectometry and vector network analysis may be used to validate impedance and insertion loss. Thermal cycling and reliability testing help ensure microvias survive thermal expansion. In assembly, SMT lines must handle 01005 parts and BGA pitches down to 0.4 mm. Through-hole and mixed-technology assemblies may also be required. Turnkey and consigned assembly models give OEMs flexibility, but the fabricator and assembler should coordinate DFM and test strategy to avoid costly rework.
Sourcing HDI PCBs is a strategic decision. Not every PCB manufacturer has the laser drilling, sequential lamination, and any-layer HDI experience needed for advanced designs. A capable partner should offer quick-turn prototypes, from simple 2-layer express boards to complex HDI builds, so engineers can validate concepts before mass production. In Shenzhen, the electronics supply chain provides access to specialized materials, advanced imaging, and assembly services within a tight geographic area. A case in point: a wearable medical device team reduced board area by 35% by moving from a conventional 6-layer board to a 2+N+2 HDI stackup with via-in-pad. An aerospace customer cut weight and improved signal integrity by using a rigid-flex HDI design with polyimide material and back-drilled through-vias. For high-mix, low-volume production, free DFM checks and engineering support can prevent expensive tooling changes. The right HDI partner should provide transparent stackup recommendations, impedance control, and assembly services that match the application’s reliability requirements.
Raised in São Paulo’s graffiti alleys and currently stationed in Tokyo as an indie game translator, Yara writes about street art, bossa nova, anime economics, and zero-waste kitchens. She collects retro consoles and makes a mean feijoada.